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NF is less than 2.17 dB. The total power dissipation is only 5 mW (since no extra blocks are 
required), leading to an FOM (Figure of Merit) of 3.13 mW-1 from a nominal 1.2 supply.  
 
 
 
  
VI 
 
Universidade Nova de Lisboa 
 
Resumo 
 
Faculdade de Ciências e Tecnologia 
 
Departamento de Engenharia Eletrotécnica e de Computadores 
 
Mestrado Integrado em Engenharia Eletrotécnica e de Computadores 
 
por David Jorge Tiago Amoêdo  
 
Nesta tese apresentamos um amplificador de baixo ruído (LNA), em que o ganho é aumentado 
através de uma estrutura double feedback. O circuito é baseado num Balun LNA com cancelamento 
de ruído e de distorção. O LNA é baseado em dois andares básicos: common-gate (CG) e common-
source (CS). Propomo-nos a substituir as resistências por cargas ativas, que têm duas entradas que 
serão usados para fazer o feedback (nos andares CG e CS). Esta metodologia proposta vai aumentar o 
ganho e reduzir a NF. Os resultados de simulação, com uma tecnologia CMOS de 130 nm, mostra que 
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(uma vez que não são necessários blocos adicionais), obtendo uma FOM de 3.13 mW-1 a partir de 
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Chapter 1 
1 Introduction 
 
1.1 Background and Motivation 
 
The technology and electronic devices have started to have a big impact in society. Many 
companies had to develop and improve their systems, reducing cost and power consumption to can 
compete in many fronts and in many economic markets. Several sectors of society such as medicine, 
video games industry, telecommunications services and areas related with microchips and computers 
were crucial for the growing of electronic, as well as all the techniques used to support that maturity. 
The low voltage and low consumption electronic systems are needed and they are the 
preferential demand in industry. This reality has more and more impact in all firms, workers and 
mainly in the consumers around the world. 
Nowadays, there is a high demand for wireless communications, which includes Industrial, 
Scientific, and Medical (ISM) and Wireless Medical Telemetry Service (WMTS) applications [1]. 
These low cost applications require low power, low voltage transceivers fully integrated in a single 
chip [2, 3]. The LNA that is a key block in these systems will be investigated in this thesis and they 
may be divided into two groups: narrowband LNA and wideband LNA.  
 Narrowband LNAs use inductors and have very low noise figure, but they use a large area and 
require a technology with RF options to have inductors with high Q.  
 Wideband LNAs with multiple narrowband inputs have low noise, but their design is very 
complicated and the area and cost are high [2, 4].  
RC LNAs are very simple wideband, but the conventional topologies have large noise figures. 
Recently, wideband LNAs with noise and distortion cancelling [5] have been proposed, which may 
have noise figures below 3 dB. Inductorless circuits have reduced die area and cost [6]. 
Wideband LNAs with high gain and low noise figure (NF), using noise and distortion 
cancelation have been proposed [5-7]. But, these circuits have large power dissipation for high gain 
and low noise figure.  
In this thesis, the main goal is to design a very low area and low cost LNA, with very high 
gain and low NF using a 1.2 V supply. This is obtained by replacing the load resistors by transistors 
biased close to saturation. In [7] a circuit operating at 1.2 V with controllable gain was proposed. In 
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this thesis, is investigated the possibility of introduce a double feedback technique to boost the gain 
and reduce the noise figure. 
 
1.2 Thesis Organization 
 
This thesis has been organized in six chapters, including this introduction. 
In Chapter 2 are done some descriptions of the principal receiver’s topologies, as well as for 
the principal receiver block, the LNA. After this, is described the existing LNA topologies, doing a 
distinction between inductor and inductorless LNAs. Is also introduced the definitions, the basic 
concepts and figures of merit, which are employed in LNAs. 
 
In Chapter 3 is done a briefly description of the common-gate (CG) and the common-source 
(CS) stages, which are used in the proposed LNA of this thesis. 
In Chapter 4 is presented the LNA structure which combines the two amplifiers stages. The 
principle of noise cancelation is explained and it is shown some different examples of this technique. 
 
In Chapter 5 is investigated a Double Feedback structure, which is the proposed circuit in this 
thesis. A theoretical analyses is made to obtain the equations of the circuit in order to optimize the 
circuit. It is also shown the simulations results of the optimized design. The circuit layout is produced 
and are shown the post-simulations results. Comparison with the state-of-the-art wideband LNAs is 
made. 
Finally, in Chapter 6 is given the overall conclusions and further research suggestions. 
 
1.3 Contributions 
 
For the complete LNA (combined CG and CS balun topology) is compared the conventional 
design (with resistors) with the new MOSFET-Only with Double Feedback implementation optimized 
for Gain and Noise Figure (NF).  
In this work, equations of gain are presented, which can be used to optimize the circuit 
performance. A circuit prototype in 130 nm standard CMOS technology at 1.2 V have been designed 
and simulated to demonstrate the proposed technique. Finally, we are presented all the simulation 
results of gain and NF before and after the layout. 
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 This work has originated the paper at the 4th Doctoral Conference on Computing, Electrical 
and Industrial Systems (DoCEIS’13). It was developed directly related with the main goal of this 
work entitled “A 1.2 V Low Noise Amplifier with Double Feedback for High Gain and Low Noise 
Figure”. 
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Chapter 2 
2 State-of-the Art Receiver Architectures and LNAs 
 
In the present chapter, receiver architectures and the main RF (radio frequency) front-end 
blocks are presented. 
A transmitter, a receiver and a communication channel, in which the transmitted signals 
propagate, are the key blocks of a communication system. In the case of wireless systems, the 
information that is sent by the transmitter is included in a RF signal via a modulation process, i.e. by 
varying at least one of the signal’s characteristics (amplitude, frequency or phase).  Upon arrival at the 
receiver, the information needs to be recovered from the original RF signal through a demodulation 
process.  The communication medium, namely air (in the case of wireless communications), is not 
ideal since the signals received are typically very weak (~ microvolts) and are susceptible to suffer 
interference from other, possibly stronger, signals. It is therefore important to be able to eliminate 
undesired signals and isolate the signal of interest, so that it can be later amplified and converted to 
baseband to go through demodulation, allowing the information contained in the signal to be 
recovered. 
 
2.1 Receivers Architectures 
 
In order to carry more information in a signal, the signals are converted to high frequency for 
transmission and then converted back for the baseband for reception. The size of the antenna is also 
dependent on the frequency of the transmitted signal. Since the size is typically proportional to the 
wavelength of the signal, the required antennas are smaller. Unfortunately, the influence of parasitics 
(impedances, capacitors, etc.) is higher at high frequencies. The main receivers architectures 
commonly used today are described below [2-8]. 
 
2.1.1 Heterodyne Receiver 
 
The super-heterodyne receiver topology (Fig. 2.1), proposed by U.S. Army Major Edwin 
Armstrong [9], is one of the most used architectures in wireless communication systems. The antenna 
receives the RF signal which is filtered by a bandpass filter and subsequently amplified by a low noise 
amplifier (LNA) and down-converted to a lower, intermediate frequency (IF) by a signal multiplier 
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(mixer), having the output of a local oscillator (LO) applied to it. In order to isolate the desired signal 
from signals present in adjacent channels, there is a bandpass filter at the desired frequency (IF), 
called the channel selection filter, at the mixer output.  
 
Figure 2.1- Super-Heterodyne Receiver. 
Having IF, the desired RF frequency selected by tuning the LO, fixed is the major advantage 
of this architecture, since designing the filter, which should be very selective and have a high quality 
factor (Q), becomes much easier. Given that the process of demodulation takes place in the digital 
domain, the introduction of an analog to digital converter (ADC) becomes necessary, followed by a 
digital signal processor (DSP) to perform the demodulation process.  
In order to gain a better  understanding of the operation principle behind this receiver, namely 
regarding the mixing, let us consider that at the mixer inputs there are the RF and LO signals, given 
by 
 𝑣𝑟𝑓(𝑡) = 𝑉𝑟𝑓 𝑐𝑜𝑠(𝜔𝑟𝑓𝑡) (2.1) 
 𝑣𝑙𝑜(𝑡) = 𝑉𝑙𝑜 𝑐𝑜𝑠(𝜔𝑙𝑜𝑡) (2.2) 
 
We obtain at the mixer output 
 
𝑣𝑖𝑓(𝑡) = 𝑣𝑟𝑓(𝑡)𝑣𝑙𝑜(𝑡) =
1
2
𝑉𝑟𝑓𝑉𝑙𝑜 [𝑐𝑜𝑠 ((𝜔𝑟𝑓 −𝜔𝑙𝑜)𝑡) + 𝑐𝑜𝑠((𝜔𝑟𝑓 + 𝜔𝑙𝑜)𝑡)] (2.3) 
 
The wanted signal is the one with the lower frequency so, from (2.3), the desired frequency, 
given that 𝜔 = 2𝜋𝑓, is 
 𝜔𝑖𝑓 = 𝜔𝑟𝑓 − 𝜔𝑙𝑜 (2.4) 
In the presented example, the local oscillator frequency is smaller than the desired frequency 
and this is called low-side injection. However, if the local oscillator frequency is higher, then it is 
called high-side injection and we obtain 𝜔𝑖𝑓 = 𝜔𝑙𝑜 −𝜔𝑟𝑓. 
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A bandpass filter, centered on the IF (𝑓𝑖𝑓), is used for channel selection, eliminating other 
unwanted signals that may appear in the spectrum. This process may present a challenge if, at the 
mixer input, there is an image signal, i.e. a signal with frequency 𝑓𝑖𝑚 = 2𝑓𝑙𝑜 − 𝑓𝑟𝑓 (Fig. 2.2).  From 
this signal, after multiplication, two signals with frequencies 𝑓1 = 𝑓𝑙𝑜 − 𝑓𝑟𝑓 and 𝑓2 = 3𝑓𝑜 − 𝑓𝑟𝑓  are 
originated,  𝑓1 being coincident with 𝑓𝑖𝑓, overlapping the signal of interest and making it impossible to 
separate both signals. A filter, called image rejection filter, is therefore needed before the mixer to 
prevent the interference of the image signal.  
 
Figure 2.2 – Frequency spectrum showing the image signal adopted from [10]. 
The difference between the frequency of the RF and image signals is 2𝑓𝑖𝑓. Increasing 𝑓𝑖𝑓 
allows for the image rejection filter specifications to be less strict but at the same time, with the 
increase of 𝑓𝑖𝑓 the channel selection filter is required to have tighter specifications for the same 
bandwidth due to the increase of the quality factor 𝑄 =
𝑓0
∆𝑓
. A compromise between intermediate 
frequency and quality factor must be reached due to the difficulties present in the realization of filters 
with high Q with CMOS technology. In practice, high performance filters must be realized externally, 
rendering on chip full integration impractical.  
 
2.1.2 Homodyne Receiver 
 
Given the problems associated with the integration of the heterodyne receiver, another 
receiver topology, known as homodyne, direct conversion or “Zero-IF”, can be used. This type of 
receivers can work in direct conversion configuration (Fig. 2.3 (a)) or in quadrature conversion (Fig. 
2.3 (b)).  
In the direct conversion receiver, the RF signal is translated to the baseband in a single down-
conversion by using a LO with the same frequency as the RF signal. The resulting signal is then 
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filtered with a low-pass filter, which is simpler to design and integrate, in order to select the desired 
channel [2-3]. Given that the signal and its image are separated by 2𝑓𝑖𝑓, this zero IF approach implies 
that the desired channel is its own image and therefore the image rejection filter is no longer required. 
All the necessary processing is performed at the baseband and the requirements for the filters and 
ADC’s are the more relaxed possible, favoring its integration [6]. 
Using modern modulation schemes, the signals are modulated in phase or frequency, which 
differs from amplitude modulation (AM) where the sidebands have the same information, and the 
down-conversion requires accurate quadrature signals [6]. Hence, in these cases, receivers with 
quadrature down-conversion are used in order to ensure the preservation of the information contained 
in the sidebands [10].   
 
Figure 2.3 – Homodyne receiver: (a) single; (b) in quadrature adopted from [10]. 
Despite its simplicity, homodyne receivers present some drawbacks when compared with 
heterodyne receivers, which hinder the use of this architecture in more demanding applications. These 
disadvantages are explored below: 
DC offsets – Given that the down-converted band extends down to zero frequency, the 
presence of any offset voltage can corrupt the signal and saturate the receiver’s baseband output 
stages. This problem can originate in leakages between the LO port and the LNA and mixer inputs if 
the ports are not properly isolated, due to substrate and capacitive coupling. When a leakage signal 
“LO leakage” appears at the inputs of LNA and mixer, the result of this “self-mixing” is a DC 
component at the mixer output which can lead to saturation of the following components (Fig. 2.4 
(a)). Similar effects occur if the leakage comes from the LNA or mixer input to the LO port of the 
mixer (Fig. 2.4 (b)). 
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Figure 2.4 – DC offsets caused by “self-mixing”: (a) “LO leakage”; (b) interferer.  
 
Quadrature error – When dealing with frequency or phase modulation, quadrature signals are 
required, as explained earlier and ideally they should have the same amplitude and a phase shift of 
90°. However, real circuits are not ideal and imbalances between I and Q appear, expressed as gain 
and phase errors. The result of “I/Q mismatch” is the corruption of the down-converted signal 
constellation and a consequent increase of the bit error rate (BER). This is the most critical aspect of 
these receivers, since modern wireless communication systems have different information in I and Q 
and the implementation of accurate high frequency components with very accurate quadrature 
relationship presents many challenges.  
 
Figure 2.5 – Effect of I/Q mismatch in QPSK: (a) gain error, (b) phase error, (c) gain and phase error. 
As example of the effect of I/Q mismatch on a Quadrature Phase-Shift Key (QPSK) 
constellation in presented in Fig. 2.4. If the Q path in the mixer has smaller conversion gain than the 
one for the I path, the Q signal will exhibit smaller amplitude than expected creating a gain error (Fig. 
2.5(a)). Let us now assume that no gain error occurs but instead there is a phase error between the 
signals fed by the LO to the splitter 
 𝑥𝐿𝑂,𝐼(𝑡) = 2 𝑐𝑜𝑠(𝜔0𝑡) (2.5) 
 𝑥𝐿𝑂,𝑄(𝑡) = 2 𝑐𝑜𝑠(𝜔0𝑡 + 𝜙) (2.6)1 
                                                          
1 The factor 2 present in equations (2.5) and (2.6) is merely present simplify the equations.  
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If the RF signal provided by the LNA is given by 𝑥(𝑡) = 𝑎 𝑐𝑜𝑠(𝜔0𝑡) + 𝑏 𝑠𝑖𝑛(𝜔0𝑡), with a 
and b equal to 1 or -1 to create the four constellation symbols, at the mixer output the following 
signals are obtained 
 𝑦𝐼(𝑡) = 𝑎 + 𝑎 𝑐𝑜𝑠(2𝜔0𝑡) + 𝑏 𝑠𝑖𝑛(2𝜔0𝑡) (2.7) 
 𝑦𝑄(𝑡) = 𝑎 + 𝑎 𝑠𝑖𝑛(𝜙) + 𝑏 𝑐𝑜𝑠(𝜙) + 𝑎 𝑠𝑖𝑛(2𝜔0𝑡 + 𝜙) − 𝑏 𝑐𝑜𝑠(2𝜔0𝑡) (2.8) 
which are then added and passed  by a low-pass filter giving a resulting signal at baseband given by 
 𝑦(𝑡) = 𝑦𝐼(𝑡) + 𝑦𝑄(𝑡) = 𝑎 + 𝑎 𝑠𝑖𝑛(𝜙) + 𝑏 𝑐𝑜𝑠(𝜙) (2.9) 
This result is directly related with the phase error illustrated in Fig. 2.5 (b). The combination 
of gain and phase error is exemplified in Fig. 2.5 (c). 
Even order distortion – if the LNA has a second order nonlinearity, such as 𝑦(𝑡) = 𝑎 𝑥(𝑡) +
𝑏 𝑥2(𝑡), and if near the channel of interest two interferers are present, 𝑥(𝑡) = 𝐴1 𝑐𝑜𝑠(𝜔1𝑡) +
𝐴2 𝑐𝑜𝑠(𝜔2𝑡) are present, then one of the resulting output terms will be given by 𝑏 𝐴1𝐴2 𝑐𝑜𝑠((𝜔1 −
𝜔2)𝑡) and this shows that one of the interferer component is close to the baseband (𝜔1 −𝜔2). While 
in the case of ideal mixers this presents no problem, since this component becomes shifted to higher 
frequencies after multiplication by the LO signal, in the case of real mixers some feedthrough directly 
to the output will be present and part of the interferer will appear at the output at the baseband, 
distorting the signal (Fig. 2.6).  
In order to avoid this drawback, differential LNA’s and mixers are required to remove even 
order harmonics. However, this implies higher power consumption and larger circuit areas.  
 
 
Figure 2.6 – Effect of even order distortion adopted from [10].  
10 
 
Flicker noise – Another problem in this architecture is the presence of “flicker noise” that, 
especially for MOSFET, is more relevant for low frequencies and it can substantially corrupt low 
frequency baseband signals. This topic will be subject to further discussion in a subsequent section 
dedicated to noise. 
Despite its simplicity, this topology becomes impractical for certain applications, although 
there are solutions to the problems stated above by adding additional complexity to the circuit. 
 
2.1.3 Low-IF Receiver 
 
The low-IF topology is a solution that combines features from both types of receivers, 
heterodyne and homodyne, by using a mixed approach, i.e. by the selection of an intermediate 
frequency. This choice of frequency allows for the specifications of the channel selection filter to be 
relaxed while simultaneously avoids the problems related with direct conversion, especially the flicker 
noise, which, as state above, has a strong impact in the baseband signal. The image cancelation, which 
is a problem associated with heterodyne receivers, is achieved by using quadrature architectures, in 
which the image is suppressed after the generation of a negative replica.  
Image cancelation techniques were proposed by Hartley [11] and Weaver [12]. Note that 
there are other architectures but we only speak about these two architectures. 
 
 Figure 2.7 – Image rejection architectures: (a) Hartley; (b) Weaver.  
 
The Hartley architecture is represented in Fig. 2.7 (a). Let us assume that  
 𝑥𝑅𝐹(𝑡) = 𝑉𝑅𝐹 𝑐𝑜𝑠(𝜔𝑅𝐹𝑡) + 𝑉𝐼𝑀 𝑐𝑜𝑠(𝜔𝐼𝑀𝑡) (2.10) 
where VRF and VIM correspond, respectively, to the amplitude of the RF and image signals and ωIM is 
the image frequency. After down-conversion and filtering the resulting signals at X and Y are 
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𝑥𝑋(𝑡) =
𝑉𝑅𝐹
2
cos((𝜔𝑅𝐹 −𝜔𝐿𝑂)𝑡) +
𝑉𝐼𝑀
2
cos((𝜔𝐿𝑂 −𝜔𝐼𝑀)𝑡) (2.11) 
 
𝑥𝑌(𝑡) = −
𝑉𝑅𝐹
2
sin((𝜔𝑅𝐹 −𝜔𝐿𝑂)𝑡) +
𝑉𝐼𝑀
2
sin((𝜔𝐿𝑂 −𝜔𝐼𝑀)𝑡) (2.12) 
Given that 𝑠𝑖𝑛 (𝜃 −
𝜋
2
) = −𝑐𝑜𝑠 𝜃, after a shift of -90°, at Z we obtain 
 𝑥𝑍(𝑡) =
𝑉𝑅𝐹
2
cos((𝜔𝑅𝐹 −𝜔𝐿𝑂)𝑡) −
𝑉𝐼𝑀
2
cos((𝜔𝐿𝑂 −𝜔𝐼𝑀)𝑡) (2.13) 
In the last step of this procedure, the signals xX and xZ are added allowing the recovering of 
the desired signal while at the same time canceling the image component.  
The Weaver architecture (Fig. 2.7(b)) is similar to the Hartley architecture, except the -90° 
phase shift in one of the signal paths is replaced by a second mixing operation in both signal paths, 
which has the same effect as the -90° phase shift used in Hartley’s configuration.  Direct conversion 
to the baseband can be achieved by adequately selecting the second LO frequency.  
Despite the fact that both architectures of low-IF topology, Hartley and Weaver, are 
susceptible to I/Q mismatch which may lead to incomplete image rejection, it is still a flexible 
compromise between heterodyne and Zero-IF topologies. 
 
2.2 Signal propagation 
 
2.2.1 Impedance matching 
 
In circuits that use high frequencies, the wavelengths tend to be of the same order of 
magnitude as the physical dimensions of the circuit. Therefore, lumped circuit analysis, which 
assumes nearly instantaneous signal propagation (𝑙𝑐𝑖𝑟𝑐𝑢𝑖𝑡 ≪ 𝜆), is not appropriate. In this scenario, 
circuit paths behave like transmission lines, which require distributed parameters analysis.  
A segment of a transmission line can be represented by an equivalent lumped circuit (Fig. 2.8) 
[13]. The units R, G, L and C are defined per unit length throughout the text.  
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Figure 2.8 – Lumped circuit equivalent of a transmission line adopted from [10].  
The resistance R represents the conductor loss while the conductance G is related to the 
dielectric loss between the two conductors. Given that we can represent the system as an equivalent 
lumped circuit, the Kirchhoff’s voltage and current laws are applicable and we obtain 
 
𝑣(𝑧, 𝑡) − 𝑅Δ𝑧 𝑖(𝑧, 𝑡) − 𝐿Δ𝑧 
𝜕𝑖(𝑧, 𝑡)
𝜕𝑡
− 𝑣(𝑧 + Δ𝑧, 𝑡) = 0 
(2.14) 
 
𝑖(𝑧, 𝑡) − 𝐺Δ𝑧 𝑣(𝑧 + Δ𝑧, 𝑡) − 𝐶Δ𝑧
𝜕𝑣(𝑧 + Δ𝑧, 𝑡)
𝜕𝑡
− 𝑖(𝑧 + Δ𝑧, 𝑡) = 0 
(2.15) 
Dividing both equations by Δ𝑧, taking the limit for Δ𝑧 → 0 and keeping in mind that the 
definition for the derivate of a function 𝑓 is given by 𝑓′(𝑎) = 𝑙𝑖𝑚
𝛥𝑥→0
𝑓(𝑎+𝛥𝑥)−𝑓(𝑎)
𝛥𝑥
, the result gives: 
 𝜕𝑣(𝑧, 𝑡)
𝜕𝑧
= −𝑅 𝑖(𝑧, 𝑡) − 𝐿
𝜕𝑖(𝑧, 𝑡)
𝜕𝑡
 (2.16) 
 𝜕𝑖(𝑧, 𝑡)
𝜕𝑧
= −𝐺 𝑣(𝑧, 𝑡) − 𝐶
𝜕𝑣(𝑧, 𝑡)
𝜕𝑡
 (2.17) 
Particularly, in the sinusoidal steady-state condition, the equations above can be simplified to 
yield  
 𝑑𝑉(𝑧)
𝑑𝑧
= −(𝑅 + 𝑗𝜔𝐿)𝐼(𝑧) (2.18) 
 𝑑𝐼(𝑧)
𝑑𝑧
= −(𝐺 + 𝑗𝜔𝐶)𝑉(𝑧) (2.19) 
Upon application of derivative in both terms of equations (2.16) and (2.17) the following 
second order differential equations are obtained: 
 𝑑2𝑉(𝑧)
𝑑𝑧2
− 𝛾2𝑉(𝑧) = 0 (2.20) 
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 𝑑2𝐼(𝑧)
𝑑𝑧2
− 𝛾2𝐼(𝑧) = 0 (2.21) 
where, 
 𝛾 = √(𝑅 + 𝑗𝜔𝐿)(𝐺 + 𝑗𝜔𝐶) (2.22) 
 
is the propagation constant, which is dependent on frequency. Solving the differential equations above 
it is possible to obtain the following expressions for the current and voltage of the traveling waves in 
any specific point of the transmission line: 
 𝑉(𝑧) = 𝑉0
+𝑒−𝛾𝑧 + 𝑉0
−𝑒𝛾𝑧 (2.23) 
 𝐼(𝑧) = 𝐼0
+𝑒−𝛾𝑧 + 𝐼0
−𝑒𝛾𝑧 (2.24) 
where the wave propagation in the +z and –z directions is given by the terms 𝑒−𝛾𝑧 and 𝑒𝛾𝑧 
respectively. Applying the simplified equation obtained for the sinusoidal steady-state (2.18) on 
equation (2.23) the following expression for the current over the line will be give by 
 𝐼(𝑧) = (𝑉0
+𝑒−𝛾𝑧 − 𝑉0
−𝑒𝛾𝑧)
𝛾
𝑅 + 𝑗𝜔𝐿
 (2.25) 
Given that the obtained result must be equivalent to (2.24) we conclude that 𝐼0
+ = 𝑉0
+ 𝛾
𝑅+𝑗𝜔𝐿
 
and 𝐼0
− = 𝑉0
− 𝛾
𝑅+𝑗𝜔𝐿
 and define the transmission line characteristic impedance, 𝑍0, as 
 
𝑍0 =
𝑉0
+
𝐼0
+ =
𝑉0
−
𝐼0
− =
𝑅 + 𝑗𝜔𝐿
𝛾
 (2.26) 
If the line is terminated by a load 𝑍𝐿 at 𝑧 = 0 (Fig. 2.8), assuming that the source of the wave 
is located at a position 𝑧 < 0, the following condition must be verified 
 
𝑍𝐿 =
𝑉(0)
𝐼(0)
=
𝑉0
+ + 𝑉0
−
𝑉0
+ − 𝑉0
− 𝑍0 (2.27) 
where 𝑉0
+ and 𝑉0
−are the amplitude voltages of the incident and reflected waves respectively. The 
voltage reflection coefficient, Γ, which is the amplitude of the reflected wave normalized to the 
incident wave amplitude, can be derived from the previous equation 
 Γ =
𝑉0
−
𝑉0
+ =
𝑍𝐿 − 𝑍0
𝑍𝐿 + 𝑍0
 (2.28) 
 
To maximize the power transfer to the load, the reflection should be non-existent, i.e., 𝛤 = 0, 
which, only occurs when 𝑍𝐿 = 𝑍0, according to (2.28), and then the load is matched to the line 
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characteristic impedance. Usually in RF the characteristic impedance of an antenna is 50 Ω, so the 
first block of a receiver must have the input impedance matched to the same value. 
 
2.2.2 Scattering Parameters 
 
Traditional system characterization used in low-frequencies trough open and short-circuit 
measurements is not possible at high frequencies, since the current and voltage measurements involve 
the magnitude and phase of the travelling wave [18]. Therefore, at high frequencies, since the device 
length is no longer negligible relatively to the wavelength of the travelling waves, network 
characterization must be done through different parameters. The scattering parameters, or S-
parameters, relate the voltages of the incident and reflected waves, at n-ports, through the scattering 
matrix, 
 [
𝑉1
−
⋮
𝑉𝑛
−
] = [
𝑆11 ⋯ 𝑆1𝑛
⋮ ⋮
𝑆𝑛1 ⋯ 𝑆𝑛𝑛
] [
𝑉1
+
⋮
𝑉𝑛
+
] (2.29) 
where 𝑉𝑖 is the voltage amplitude on port 𝑖 and the signal, + or -, relates to the incident and reflected 
wave, respectively. To determine a specific s-parameter, the following expression is used 
 
 
𝑆𝑖𝑗 =
𝑉𝑖
−
𝑉𝑗
+|
𝑉𝑘
+≠0,𝑘≠𝑗
  (2.30) 
 
This means that an s-parameter 𝑆𝑖𝑗 is determined as the ratio between the reflected wave 
voltage at port I and the incident wave at port j, when the other ports are terminated with a matched 
load so that reflections are avoided. These parameters can be measured directly using a network 
analyzer, which allows an accurate network characterization without the need to know every detail of 
the circuit inside the network.  
In the specific case of a two-port network, the s-parameters can be designated according to 
their physical meaning as follows [13]: 
 𝑆11 – Input reflection coefficient 
 𝑆21 – Forward voltage gain 
 𝑆12 – Reverse voltage gain 
 𝑆22 – output reflection coefficient 
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Figure 2.9 – Schematic representation of a Two-Port Network with the incident and reflected waves. 
The s-parameters are particular important in receiver front-ends, since they are helpful in 
LNA design, due to the need of input matching, and are also associated with the concept of return 
loss, which is a figure of merit for signal reflection, indicating the fraction of the incident power that 
is reflected back to the source. The input return loss is usually included in LNA’s technical 
specifications and is defined as 
 𝑅𝐿 = −20 𝑙𝑜𝑔(|𝑠11|) (2.31) 
Naturally, the aim is to minimize the reflected power, so that more power is transferred to the 
load. Usually, designers aim for at least 10 dB return loss, meaning that only a maximum of 10% of 
the total power is reflected back to the source.  
 
2.3 Low Noise Amplifiers 
 
The low noise amplifier (LNA) is an electronic amplifier used to amplify weak signals, that 
can be, regarding bandwidth, narrowband, multi-band or wideband [14-15]. It is typically used as the 
first stage of amplification. In order to maximize the power transfer, the LNA input impedance should 
be matched with the antenna’s characteristic impedance. The LNA must provide enough gain for the 
desired SNR while simultaneously keeping a low noise factor to minimize the introduction of noise in 
the system. To accomplish the above requirements in a system consisting of several blocks connected 
in cascade, further considerations are needed. The overall noise factor of a cascade of stages is given 
by Friis equation [16] which can be written as: 
 
𝐹 = 𝐹1 +
𝐹2 − 1
𝐺1
+
𝐹3 − 1
𝐺1𝐺2
+⋯+
𝐹𝑛 − 1
𝐺1𝐺2…𝐺𝑛−1
 (2.32) 
where 𝐹𝑛 and 𝐺𝑛 are the noise factor and the available power gain of the 𝑛
𝑡ℎ stage, respectively. From 
(2.32), it is clear that the noise factor of the first stage, i.e. of the LNA, is the dominant term and that 
if its gain is high enough it will significantly reduce the noise contribution of the subsequent stages. 
The overall performance of stages in a cascade, regarding linearity, can be characterized by 
[1]: 
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 1
𝐼𝐼𝑃3
=
1
𝐼𝐼𝑃3,1
+
𝐺1
𝐼𝐼𝑃3,2
+
𝐺1𝐺2
𝐼𝐼𝑃3,3
+⋯ (2.33) 
 
with 𝐼𝐼𝑃3,𝑖 and 𝐺𝑖 being the third-order intercept point (input referred) and the power gain of the 𝑖
𝑡ℎ 
stage, respectively. The overall system linearity is limited by the performance of the stage with the 
worst 𝐼𝐼𝑃3.  
The 𝐼𝐼𝑃3 of the last stage is directly related to the gain of the preceding stages, but at the same 
time a high gain for the first stage is necessary for a low noise figure. Therefore, there must be a 
compromise between noise and linearity. 
 
2.3.1 Narrowband LNA’s 
 
 Common-source LNA with degeneration 
 
One of the most used topologies to design a narrowband LNA is the common-source (CS) 
LNA with inductive degeneration (Fig. 2.10) since this topology allows a low noise figure, high gain 
and easy input matching.  
 
Figure 2.10 – Common-source LNA with inductive degeneration adopted from [10]. 
The input impedance of the CS LNA is given by 
 
𝑍𝑖𝑛 = 𝑠(𝐿𝑔 + 𝐿𝑠) +
1
𝑠𝐶𝑔𝑠
+
𝑔𝑚
𝐶𝑔𝑠
𝐿𝑠 (2.34) 
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where the inductances, 𝐿𝑔 and 𝐿𝑠, are chosen so that they resonate with the device capacitance 𝐶𝑔𝑠 at 
the frequency of operation which is expressed as  
 
𝜔0 =
1
√(𝐿𝑔 + 𝐿𝑠)𝐶𝑔𝑠
 
(2.35) 
This allows the elimination of the imaginary component of 𝑍𝑖𝑛 and matches the term 
𝑔𝑚
𝐶𝑔𝑠
𝐿𝑠 to 
50 Ω. Given that the gain of the device is proportional to 𝑔𝑚, the inductance 𝐿𝑔 introduces some 
freedom in the design of the LNA. One of the advantages of this configuration is the improvement of 
the noise factor due to the use of inductors, which are ideally noiseless. However, their use increases 
significantly the die area of the LNA which, combined with RF options (thick metal layer for high Q 
inductors), lead to an increase of the production costs. 
 
2.3.2 Wideband LNA’s 
 
 Common-source with resistive input matching 
 
Resistive input matching is one the simplest ways to obtain a stable input impedance. This 
technique, which is employed in the CS stage (Fig. 2.11), uses a resistor in parallel with the amplifier 
input.  
 
Figure 2.11 – Common-source stage with resistive input matching adopted from [10]. 
Unfortunately, the use of a resistor is associated with the introduction of a significant amount 
of noise.  
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Let us assume that the amplifier has an available power gain 𝐴𝑝 and a noise power at output, 
𝑃𝑛 due to internal sources only. If the source has an impedance 𝑅𝑠, the noise factor can be computed 
using equation (2.37) and yields the following result 
 
 
𝐹 =
4𝑘𝐵𝑇𝑅𝑆𝐴𝑃 + 4𝑘𝐵𝑇𝑅𝑖𝑛𝐴𝑃 + 𝑃𝑛
4𝑘𝐵𝑇𝑅𝑆𝐴𝑝
= 2 +
𝑃𝑛
4𝑘𝐵𝑇𝑅𝑠𝐴𝑝
 (2.36) 
 
to which a noise figure of at least 3 dB (𝑁𝐹 ≥ 3 𝑑𝐵) is associated. 
 
 Common-gate 
 
One of the most widely used topologies in the implementation of LNA’s is the common gate 
topology (Fig. 2.12). One of the reasons for this fact is that it has an intrinsic wideband response. 
In a first order approximation, the input impedance is given by 
1
𝑔𝑚
, and 𝑔𝑚 can be 
dimensioned easily in order to obtain the input impedance matching. 
 
Figure 2.12 – Common-gate LNA adopted from [10]. 
The lower bound of the noise factor can be estimated considering only the transistor thermal 
noise level. If it is input referred, the noise factor can be written as  
 𝐹 = 1 + 𝛾𝑔𝑑0𝑅𝑠 = 1 +
𝛾
𝛼
𝑔𝑚𝑅𝑆 (2.37) 
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defining 𝛼 as 
𝑔𝑚
𝑔𝑑0
. As stated earlier, for long channel devices the noise excess factor, 𝛾, is 
2
3
 and short-
channel effects can be neglected (𝛼 = 1) [21] with matching 𝑔𝑚𝑅𝑆 = 1. The minimum noise factor 
can then be estimated to be approximately 𝐹 =
5
3
, which corresponds to 𝑁𝐹 ≈ 2.2 𝑑𝐵. However, since 
𝑔𝑚 is imposed by the matching condition, the gain is only dependent on the load 𝑍𝐿 and, while 
increasing 𝑍𝐿 causes an increase in gain, it will also generate increased levels of noise. The possible 
gain being, therefore, limited. 
In practice, the noise figures for a CG-LNA are above 3 dB. 
 
 LNA with resistive shunt feedback 
 
In Fig. 2.13 (a), it is shown a wideband LNA using the feedback resistor 𝑅𝑆 for matching. 
According to the incremental model depicted in Fig. 2.13 (b) the input impedance can be expressed as 
 
 
𝑍𝑖𝑛 =
𝑅𝐹 + 𝑍𝐿
𝑠𝐶𝑔𝑠(𝑅𝐹 + 𝑍𝐿) + 1 + 𝑔𝑚𝑍𝐿
= ( 
1
𝑠𝐶𝑔𝑠
//
𝑅𝐹 + 𝑍𝐿
1 + 𝑔𝑚𝑍𝐿
) (2.38) 
 
Figure 2.13 – LNA with resistive shunt feedback: (a) schematic representation; (b) small signal model (low and medium 
frequencies) adopted from [9]. 
Given that the previous equation is dependent on many variables, some assumptions need to 
be made in order to obtain a more simplified expression. For frequencies such that 𝐶𝑔𝑠 becomes 
negligible, the gate can be seen as a high impedance and, assuming that 𝑍𝐿 ≫ 𝑅𝐹, the input 
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impedance can be simply written as 
1
𝑔𝑚
. Analogously, using similar reasoning for the low frequency 
case, the gain is then written as 
 
𝐴𝑣 =
(1 − 𝑔𝑚𝑅𝐹)𝑍𝐿
𝑅𝐹 + 𝑍𝐿
 (2.39) 
and if the load 𝑍𝐿 is high then 𝑔𝑚𝑅𝐹 ≫ 1 and the gain is the simplified into 
 𝐴𝑣 ≈ −𝑔𝑚𝑅𝐹 (2.40) 
This approximation is very useful regarding the noise factor [17], which can be expressed as 
 
𝐹 = 1 +
𝑅𝐹
𝑅𝑆
(
1 + 𝑔𝑚𝑅𝑆
1 − 𝑔𝑚𝑅𝐹
)
2
+
1
𝑅𝑠𝑍𝐿
(
𝑅𝐹 + 𝑅𝑆
1 − 𝑔𝑚𝑅𝐹
)
2
+
𝛾𝑔𝑚
𝛼𝑅𝑠
(
𝑅𝐹 + 𝑅𝑆
1 − 𝑔𝑚𝑅𝐹
)
2
 (2.41) 
Analyzing the equation above, it is clear that increasing the term 𝑔𝑚𝑅𝐹 the noise factor is reduced and 
the gain enhanced, as expected. 𝑔𝑚 is set by the matching condition, so 𝑅𝐹 is the parameter available 
that can be increased. In this situation, the previous assumption to have a high load 𝑍𝐿 comparatively 
to 𝑅𝐹 is no longer valid. Hence, in order to achieve optimal performance, 𝑅𝐹 and 𝑔𝑚 need to be 
carefully dimensioned. 
 
2.3.3 Final remarks 
 
In the previous sections, basic LNA architectures were presented in the single-ended form. 
However, a differential structure may be used instead. In order to perform the transformation from the 
antenna into a differential signal, a balun would be required, which would introduce extra losses and 
additional noise in the system. 
As we know the narrowband LNAs present good noise figure, high gain, and accurate 
matching due to the LC tuning for the frequency of interest, but inductors occupy a large area and 
increase significantly the cost of the chip.  
The wideband LNAs are typically inductorless, suitable for systems with low area and with 
non-critical specifications. With the scaling of CMOS technology it is possible to achieve low power, 
low cost, and an acceptable noise figure, and inductorless wideband LNAs became a competitive 
choice to implement multi-band LNAs. These can be implemented by using narrowband LNAs in a 
multiple input stage, or by wideband LNA with a band-pass filter for each band. 
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Narrowband LNA: 
 Good noise figure 
 High gain 
 Accurate matching due to the LC tuning for the frequency of interest 
 Large area associated to the inductors 
 Significant increase in chip cost 
 
Wideband LNA: 
 Suitable for systems with low area and non-critical specifications 
Due to scaling of CMOS technology it is possible to achieve: 
 Low power 
 Low cost 
 Acceptable noise figure  
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Chapter 3 
3 Noise and Nonlinear distortion in LNAs 
 
3.1 Noise 
 
Noise, in electronics, manifests as a random fluctuation in an electrical signal and is 
characteristic of all electronic circuits. It manifests itself as a random variable that can be introduced 
by physical phenomena related with the nature of the materials or by external interferences. Noise has 
a non-deterministic nature and its instantaneous value is not predictable being, therefore, impossible 
to eliminate a priori.  
Given that noise is present in every electronic circuit, it is important to analyze it carefully 
and then we need to develop methods to help minimize its effects.  
In the following section, the main sources of noise present in CMOS transistors are presented 
and described [14-4]. 
 
3.1.1 Thermal Noise 
 
Thermal noise, also known as Johnson-Nyquist noise, is the electronic noise generated by the 
thermal agitation of the charge carriers (typically electrons) inside an electrical conductor at 
equilibrium causing a variation in current, which is present regardless of the applied voltage. The 
thermal noise power is proportional to the temperature (absolute) and can be quantified by: 
 𝑃 = 𝑘𝐵𝑇𝛥𝑓 (3.1) 
where 𝑘𝐵 is Boltzmann’s constant and Δf represents the bandwidth of the system.  
The average noise power generated in a resistor is given by 
 𝑉𝑡ℎ
2̅̅ ̅̅̅̅ ̅̅ = 4𝑘𝐵𝑇𝑅∆𝑓 (3.2) 
and can be modeled using an ideal resistor (noise free) in series with a voltage source or in parallel 
with a current source, both of which are responsible for the introduction of noise in the model (Fig. 
3.1). 
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Figure 3.1 – Models for thermal noise in a resistor adopted from [9]. 
 
Figure 3.2 – Model for thermal noise in a MOSFET adopted from [10]. 
 
In the case of MOS transistors, carrier motion through the channel is also a source of thermal 
noise which can be represented by a current source in parallel with the conducting channel (Fig. 3.2). 
If the transistor is operating in the triode region, the noise generated in the channel is given by 
[19]: 
 𝐼𝑛
2̅ = 4𝑘𝐵𝑇𝛾𝑔𝑑0∆𝑓 (3.3) 
   
where gd0 is the channel conductance at zero drain-source voltage and γ is the noise excess factor 
(NEF) which is equal to 1 for this bias condition (𝑉𝐷𝑆 = 0). This result can be extended to long-
channel MOSFET devices operating in saturation [20]: 
 𝐼𝑛
2̅ = 4𝑘𝐵𝑇𝛾𝑔𝑚∆𝑓 (3.4) 
   
with 𝛾 = 2/3, while for short-channel and submicron MOSFET’s γ takes higher values [21]. 
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3.1.2 Flicker Noise 
 
Flicker noise is also often referred to as 1/𝑓 noise or pink noise (even though both terms have 
wider definitions) due to its 1/𝑓 or pink power density spectrum. 
In FET’s, it originates in a somewhat unpredictable physical phenomenon which is related 
with the interface between the gate oxide and the silicon substrate (SiO2/Si). This type of noise is 
associated with fluctuations in the number of carriers in the channel due to trapping and release of the 
carriers in the SiO2/Si. Due to its 1/𝑓 dependence, flicker noise becomes dominant at low frequencies. 
An adequate model for its representation consists of a voltage source in series with the gate, expressed 
as 
 
𝑉𝑛𝑓
2̅̅ ̅̅̅ =
𝑘𝑓
𝑐𝑜𝑥𝑊𝐿𝑓
𝑎𝑓
 (3.5) 
   
with 𝑘𝑓 being a process dependent and bias independent constant, 𝑐𝑜𝑥 being the gate oxide 
capacitance per unit area and 𝑊 and 𝐿 the width and length of the MOSFET respectively. The values 
of 𝑘𝑓 vary depending on the quality of the fabrication process, being lower for cleaner fabrication 
processes. 𝑘𝑓 is also lower in p-channel devices, when comparing the value to the one for n-channel 
devices, flicker noise being therefore more relevant in the latter case. The exponent 𝑎𝑓 is close to 1 
but can vary between 0.7 and 1.2 [20]. This type of noise is still under study regarding its origin and 
modeling.  
3.1.3 Noise Figure 
 
The noise figure (NF) and the noise factor (F) are measures of the degradation of the signal-to 
noise ratio (SNR) and serve as a number by which the performance of a radio receiver can be 
specified.  
Considering a circuit characterized by a 2-port network, the noise factor is defined as the ratio 
between the total noise power at the 2-port output and the 2-port output noise power due to the input 
noise sources only and is given by: 
 
𝐹 =
𝑇𝑜𝑡𝑎𝑙 𝑜𝑢𝑡𝑝𝑢𝑡 𝑛𝑜𝑖𝑠𝑒 𝑝𝑜𝑤𝑒𝑟
𝑂𝑢𝑡𝑝𝑢𝑡 𝑛𝑜𝑖𝑠𝑒 𝑑𝑢𝑒 𝑡𝑜 𝑡ℎ𝑒 𝑠𝑜𝑢𝑟𝑐𝑒
 (3.6) 
The noise figure is simply the noise factor expressed in decibels (dB), i.e. NF can be 
expressed as 
25 
 
 𝑁𝐹 = 10 𝑙𝑜𝑔𝐹 (3.7) 
 
Figure 3.3 – Noisy 2-port network with gain A adopted from [10]. 
As an example, let us consider a noisy 2-port network represented in Fig. 3.3. The noise 
factor is given by 
 
𝐹 =
𝑁2
𝐴2𝑁1
 (3.8) 
with 𝑁1 and 𝑁2 being the noise power available at the 2-port input and output, respectively.  
If the ports are adapted and a power signal S1 is applied from the generator, then according to 
the power transfer theorem, the signal must be completely transferred to the 2-port and so is the signal 
power signal S2 from the 2-port output to the load resistor 𝑅𝐿. The power gain is then given by 
 
𝐴2 =
𝑆2
𝑆1
 . (3.9) 
Replacing in eq. (3.8), the noise factor can then be written as  
 𝐹 =
𝑆1
𝑁1
𝑆2
𝑁2
=
(𝑆/𝑁)𝑖
(𝑆/𝑁)𝑜
 . (3.10) 
The previous equation relates the noise factor with the SNR’s at the input and output of the 2-
port, showing the degradation of the SNR caused by the 2-port. If no additional noise is introduced by 
the 2-port the value of F should be unity (𝐹 = 1). 
 
3.2 Nonlinear Distortion 
 
Nonlinear distortion is a term used to describe the phenomenon of non-linearity between the 
input and output of a system. The performance, regarding linearity, is characterized by the 1dB 
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compression point and the 3rd-order intermodulation product, both of these parameters appearing in 
the systems’ specifications.  
A linear system generates an output signal proportional to the input signal. However, for 
many devices, a linear model is only applicable for small signals. Most devices have non-linear 
characteristic, and if they are memoryless and time invariant, the input-output relationship may be 
represented by a polynomial or Taylor series, i.e. 
 𝑦 =∑𝑎𝑖𝑥
𝑖
𝑛
𝑖=0
= 𝑎0 + 𝑎1𝑥 +⋯+ 𝑎𝑛𝑥
𝑛 (3.11) 
The type of non-linearity is directly related to the terms used in the description of these 
devices, its representation being more accurate if more terms are used. 
 
3.2.1 Harmonics 
 
Nonlinear devices generate harmonics. Characterizing a nonlinear device by a 3rd-order 
polynomial is typically a good approximation and it allows simplification to be done in the 
calculations. Let us assume sinusoidal input signal given by 
 𝑣𝑖(𝑡) = 𝑉𝑚 𝑐𝑜𝑠(𝜔𝑓𝑡) . (3.12) 
   
Therefore the output will be expressed as  
 𝑦(𝑡) = 𝑎0 + 𝑎1𝑉𝑚 𝑐𝑜𝑠(𝜔𝑓𝑡) + 𝑎2𝑉𝑚
2 𝑐𝑜𝑠2(𝜔𝑓𝑡) + 𝑎3𝑉𝑚
3 𝑐𝑜𝑠3(𝜔𝑓𝑡) (3.13) 
   
Taking into account the trigonometric relations 𝑐𝑜𝑠2 𝑥 =
1+𝑐𝑜𝑠 2𝑥
2
 and 𝑐𝑜𝑠3 𝑥 =
3𝑐𝑜𝑠 𝑥+𝑐𝑜𝑠 3𝑥
4
, 
equation (3.14) can be rewritten as 
 
𝑦(𝑡) =
𝑎0 +
𝑎2𝑉𝑚
2
2⏟      
𝐷𝐶 𝑐𝑜𝑚𝑝𝑜𝑛𝑒𝑛𝑡
+
(𝑎1𝑉𝑚 +
3𝑎3𝑉𝑚
3
4
)cos(𝜔𝑓𝑡)
⏟                
1𝑠𝑡𝐻𝑎𝑟𝑚𝑜𝑛𝑖𝑐 (𝑓𝑢𝑛𝑑𝑎𝑚𝑒𝑛𝑡𝑎𝑙)
+
𝑎2𝑉𝑚
2
2
cos(𝜔𝑓𝑡)⏟        
2𝑛𝑑 𝐻𝑎𝑟𝑚𝑜𝑛𝑖𝑐
+
𝑎3𝑉𝑚
3
4
cos(𝜔𝑓𝑡)⏟        
3𝑟𝑑𝐻𝑎𝑟𝑚𝑜𝑛𝑖𝑐
 
  (3.14) 
   
An n-order nonlinearity will generate n harmonics, each with a frequency that is multiple of 
the fundamental frequency, 𝜔𝑓. 
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3.2.2 Intermodulation product 
 
Let us assume that instead of applying a single sinusoidal signal at the non-linear input, two 
signals with different frequencies, 𝜔1 and 𝜔2, are now applied. The input signal can then be written as  
 𝑣𝑖(𝑡) = 𝑉1 cos(𝜔1𝑡) + 𝑉2 cos(𝜔2𝑡) (3.15) 
   
Intermodulation between both frequencies will generate additional signals that are not simply 
harmonic frequencies (multiples of each frequency), but also sum and difference frequencies of the 
input signal frequencies and multiples of those sum and difference frequencies, i.e. Intermodulation 
products appear at frequencies 𝑛𝜔1 ±𝑚𝜔2. 
For the considered input, given by equation (3.15), the Intermodulation products generated at 
the output are given by 
 𝑦(𝑡)
= 𝑎0 + 𝑎1(𝑉1 cos(𝜔1𝑡)𝑉2 cos(𝜔2𝑡))
+ 𝑎2 [
𝑉1
2
2
(1 + cos(2𝜔1𝑡)) +
𝑉2
2
2
(1 + cos(2𝜔2𝑡)) +
𝑉1𝑉2(cos((𝜔1 +𝜔2)𝑡) + cos((𝜔1 −𝜔2)𝑡))
]
+ 𝑎3
[
 
 
 
 
 
 
 (
3
4
𝑉1
3 +
3
2
𝑉1𝑉2
2) cos(𝜔1𝑡) + (
3
4
𝑉2
3 +
3
2
𝑉2𝑉1
2) cos(𝜔2𝑡) +
3
4
𝑉1
2𝑉2(cos((2𝜔1 +𝜔2)𝑡) + cos((2𝜔1 −𝜔2)𝑡)) +
3
4
𝑉2
2𝑉1(cos((2𝜔2 +𝜔1)𝑡) + cos((2𝜔2 −𝜔1)𝑡)) +
3
4
𝑉1
3 cos(3𝜔1𝑡) +
3
4
𝑉2
3 cos(3𝜔2𝑡) ]
 
 
 
 
 
 
 
 
(3.16) 
The appearance of the different frequencies is illustrated in Fig. 3.4 for the particular case of a 
device with non-linearity of 3rd order. 
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Figure 3.4 – Frequency spectrum showing the Intermodulation products of a 3rd order nonlinear device. 
 
3.2.3 1 dB Compression Point 
 
The 1 dB compression point is a linearity measure of a circuit and it specifies the output 
signal power that is lower than the nominal output of the ideal (linear) circuit by 1 dB (Fig. 3.5). 
Past this point, the saturation is reached and consequently degrades the signal. A linear 
system is out of its normal operation mode if it is operating above 𝑃1𝑑𝐵. 
 
 
Figure 3.5 – Definition of the 1 dB compression point. 
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3.2.4 Third-order intercept point 
 
The third-order intercept point (IP3) is defined as the interception between the curves of the 
power output of the fundamental frequency and the third-order intermodulation product (IM3) if both 
these curves were linear, i.e. when the amplitude for both is the same. In order to determine the 
intercept point, a practical rule consists in using the position of the 1 dB compression point as a 
starting point, since the 1 dB compression point should fall 10dB below the intercept point. The 
specification of the IP3 is usually input-referred (IIP3), but it can also be output-referred (OIP3). An 
example of the latter is illustrated in Fig. 3.6. 
 
Figure 3.6 – Definition of IP3 adopted from [10]. 
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Chapter 4 
4 Common Gate and Common Source Stages 
 
4.1 Common-Source Stage 
 
Common-Source amplifier (Fig. 4.1) is one of the basic single-stage amplifiers, typically used 
as transconductance impedance or a voltage. This stage has the main objective high input and output 
impedances and high voltage gain. Note that this stage is not good for a single stage wideband LNA 
[21].  
 
Figure 4.1 - Common-Source amplifier 
Now, by analyzing the small-signal model, equations are going to be derived for the gain in 
two different ways. First we are going to start with the simplest transistor model, where we neglected 
𝑟0 and finally we are going to derive a more complex model, considering the 𝑟0. 
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4.1.1 Low frequency model neglecting 𝑟0 
 
In this stage, the input signal is going to be injected to the gate, which is isolated from the 
transistor channel, thus for low frequencies the input impedance is considered infinite. Note that the 
bulk and the source are connected to the ground, which means that there is no body effect. 
 
Figure 4.2- Small-signal model of Common-Source amplifier neglecting 𝑟0   
Gain 
By analyzing the small-signal model shown in Fig. 4.2 we obtain 
 
 𝑉𝑜𝑢𝑡 = −𝑔𝑚. 𝑉𝑖𝑛. 𝑅𝐷 (4.1) 
 
 
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
= −𝑔𝑚. 𝑅𝐷 (4.2) 
 
 𝐴𝑣𝐶𝑆 = −𝑔𝑚. 𝑅𝐷 (4.3) 
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4.1.2 Low frequency model with 𝑟0 
 
 
Figure 4.3- Small-signal model of Common-Source amplifier with 𝑟0 
  
Gain 
 By analyzing the circuit on Fig. 4.3 we can see that 𝑟0 is in parallel with the load resistor, 𝑅𝐷, 
and therefore, the gain is given by 
 
𝐴𝑣𝐶𝑆 = −𝑔𝑚.
𝑟0. 𝑅𝐷
𝑟0 + 𝑅𝐷
 . (4.4) 
 
4.2 Common-Gate Stage 
 
The common gate stage (Fig. 4.4) is a known amplifier topology that will be used as one of 
the stages in the proposed LNA. A theoretical analysis will be shown to obtain the key parameters 
(input matching, gain and noise) and two types of approximation are performed. 
Now, we are going to review some expressions for input impedance, gain, and noise. For each 
parameter will be derived two equations, one for the each model chosen to represent the transistor. 
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Figure 4.4- Common Gate stage 
 
4.2.1 Low frequency model neglecting 𝑟0 
 
In Fig. 4.5 is represented the common gate stage small signal model for low frequencies. For 
simplify, the output impedance of the transistor is neglected. As the signal, 𝑉𝑖𝑛, is applied in 
transistor’s source terminal, we have to consider the body effect, represented in the model by a 
voltage controlled current source which depends on source-bulk voltage, 𝑉𝑠𝑏. 
 
Figure 4.5- Common Gate stage small signal model for low frequencies 
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Gain 
 Using the small-signals analyses it is possible to obtain the gain. At output, the signal is given 
by 
 𝑉𝑜𝑢𝑡 = 𝑅𝐷 . 𝑖 . (4.5) 
 
For this case 𝑉𝑠𝑏 = −𝑉𝑔𝑠 = 𝑉𝑖𝑛, and the expression in order to express the current 𝑖 is 
 𝑖 = 𝑔𝑚𝑏. 𝑉𝑠𝑏 − 𝑔𝑚. 𝑉𝑔𝑠 (4.6) 
 
  𝑖 = 𝑉𝑖𝑛. (𝑔𝑚 + 𝑔𝑚𝑏) (4.7) 
 
 After this, we can obtain the CG gain, substituting on (4.5) 
 
𝐴𝑣𝐶𝐺 =
𝑉𝑜𝑢𝑡
𝑉𝑖𝑛
= 𝑅𝐷 . (𝑔𝑚 + 𝑔𝑚𝑏). (4.8) 
 
Input Impedance 
 Using the scheme of Fig. 4.6, it was possible to show the expression for the input impedance, 
which is viewed from the source. 
 
Figure 4.6- Input impedance 
 By analyzing the circuit above, we can see that the expression of current 𝑖 is given by 
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 𝑖 = −𝑉𝑔𝑠. (𝑔𝑚 − 𝑔𝑚𝑏) (4.9) 
 
 𝑖 = 𝑉𝑖𝑛. (𝑔𝑚 + 𝑔𝑚𝑏) (4.10) 
 
and the input impedance is given by 
 
𝑍𝑖𝑛𝐶𝐺 =
1
𝑔𝑚 + 𝑔𝑚𝑏
 (4.11) 
 
4.2.2 Low frequency model with 𝑟0 
 
In previous section (4.2.1.), in order to simplify, it was considered that 𝑟0 (transistor output 
impedance) was infinite. Now, in this section we are going to derive the same expressions, but 
considering the value of 𝑟0. 
In Fig. 4.7 we can see the 𝑟0 is modeled with a resistor between the source and the drain of 
the transistor. 
 
Figure 4.7- Small-signal model of Common-Gate stage with 𝑟0 
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Gain 
 Analyzing the small-signals, it is possible to obtain the gain. We can see that the current 
flowing in 𝑅𝑆 is the same that goes for 𝑅𝐷, so 
 𝑉𝑜𝑢𝑡 = 𝑅𝐷 . 𝑖 (4.12) 
 
 𝑉𝑜𝑢𝑡
𝑅𝐷
= 𝑖 (4.13) 
and the current 𝑖𝑟0 is given by 
 
𝑖𝑟0 =
𝑉𝑜𝑢𝑡
𝑅𝐷
+ 𝑉𝑔𝑠. (𝑔𝑚 + 𝑔𝑚𝑏). (4.14) 
 
As we know, 
 𝑉𝑔𝑠 = 𝑅𝑆. 𝑖 − 𝑉𝑆 (4.15) 
 
And replacing (4.13), we obtain 
 
𝑉𝑔𝑠 = 𝑅𝑆.
𝑉𝑜𝑢𝑡
𝑅𝐷
− 𝑉𝑆 (4.16) 
 
In terms of Kirchhoff's Voltage Law (KVL), we can expressed the output voltage (𝑉𝑜𝑢𝑡) as, 
 𝑉𝑜𝑢𝑡 = 𝑉𝑆 − 𝑅𝑆 . 𝑖 − 𝑟0. 𝑖𝑟0 (4.17) 
 
 𝑉𝑜𝑢𝑡
𝑉𝑆
=
𝑅𝐷 . (1 + 𝑟0. (𝑔𝑚 + 𝑔𝑚𝑏))
𝑅𝐷 + 𝑟0 + 𝑅𝑆. (1 + 𝑟0. (𝑔𝑚 + 𝑔𝑚𝑏))
= 𝐴𝑣   . (4.18) 
 
Finally, assuming 𝑅𝑆 = 0, the gain of CG stage is given by 
 
𝐴𝑣𝐶𝐺 =
𝑅𝐷 . (1 + 𝑟0. (𝑔𝑚 + 𝑔𝑚𝑏))
𝑅𝐷 + 𝑟0
 (4.19) 
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Input Impedance 
Analyzing Fig. 4.6, the input voltage is given by the sum of drop voltages in 𝑟0 and 𝑅𝐷, in 
other words, 
 𝑉𝑖𝑛 = 𝑟0. 𝑖𝑟0 + 𝑅𝐷 . 𝑖 (4.20) 
and as we know, 
 𝑖𝑟0 = 𝑖 + 𝑉𝑔𝑠. (𝑔𝑚 + 𝑔𝑚𝑏) (4.21) 
 
Now, we can replace (3.21) on (3.20), where 𝑉𝑔𝑠 = −𝑉𝑖𝑛 and the input impedance is given by 
 𝑍𝑖𝑛𝐶𝐺 =
𝑣𝑖𝑛
𝑖
 (4.22) 
 
 
𝑍𝑖𝑛𝐶𝐺 =
𝑟0 + 𝑅𝐷
𝑟0. (𝑔𝑚 + 𝑔𝑚𝑏) + 1
 (4.23) 
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Chapter 5 
5 Balun LNA with Noise Cancellation 
 
5.1 Wideband Balun-LNA with Simultaneous Output Balancing, Noise-
Canceling and Distortion-Canceling 
 
In a receiver path, since typically, the antenna and RF filters are single-ended, it is very 
important to have a LNA with single-ended configuration input. A differential signal in the receiver is 
preferred to reduce harmonic distortion and to reject power supply and substrate noise [23]. 
Traditionally, we have an external balun that converts single-ended signals to differential, but it 
introduces losses and degrades the receiver NF. A balun LNA is a very good solution to convert a 
single-ended to a differential signal, which simplifies the design avoiding the external balun [23]. 
A balun LNA, in which the thermal noise of CG-transistor is canceled because this noise 
appears in phase at two outputs and their gains are in opposition, is proposed in [23]. The gain is 
doubled and the noise is reduced when the output signals are balanced. It can also be shown that the 
distortion introduced by M1 is also cancelled. 
 The differential LNA is represented in the Fig. 5.1, where its operation principle is illustrated. 
The output signal’s CG stage and the input signal have the same sign while the output signal’s CS 
stage is in opposition. The thermal noise produced by the transistor M1, represented by the current 
source In1, originates a noise voltage at the input Vn,in since it flows into Rs. At the CG output Vn,out1 
the noise voltage appears with opposite phase while at the CS output Vn,out2 it appears with the same 
phase. Consequently, the CG thermal noise is canceled. Note that the gain of the two stages has to be 
the same to full noise cancelation. 
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Figure 5.1- Balun LNA with noise canceling of CG-transistor adopted from [23] 
 
5.1.1 Input Impedance 
 
The LNA input impedance is given by the parallel of the CG and CS stages, in other words, 
 
 𝑍𝑖𝑛 = (𝑍𝑖𝑛𝐶𝐺//𝑍𝑖𝑛𝐶𝑆) . (5.1) 
 
 If it is assumed that the CS input impedance is very high, 
 
𝑍𝑖𝑛 = 𝑍𝑖𝑛_𝐶𝐺 =
𝑠𝐶𝐿𝑟𝑜1𝑅1 + 𝑟𝑜1 + 𝑅1
𝑎𝑠2 + 𝑏𝑠 + 𝑐
 (5.2) 
where 𝑎 = 𝐶𝑆𝐶𝐿𝑟𝑜1𝑅1,  𝑏 = 𝐶𝑆(𝑟𝑜1 + 𝑅1) + 𝐶𝐿𝑅1(𝑟𝑜1(𝑔𝑚1 + 𝑔𝑚𝑏1) + 1)  and  𝑐 = 𝑟𝑜1(𝑔𝑚1 +
𝑔𝑚𝑏1) + 1. 
For the low frequency approximation, the input impedance can be given by 
 
𝑍𝑖𝑛 = 𝑍𝑖𝑛𝐶𝐺 =
𝑟𝑜1 + 𝑅1
𝑟𝑜1(𝑔𝑚1 + 𝑔𝑚𝑏1) + 1
  . (5.3) 
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5.1.2 Gain 
 
The differential voltage gain of the LNA is obtained from the difference of the common-gate 
(CG) stage and the common-source (CS) stage gains [24]. 
 
𝐴𝑣|𝐷𝑖𝑓𝑓 =
𝑅1(𝑟𝑜1(𝑔𝑚1 + 𝑔𝑚𝑏1) + 1)
𝑠𝐶𝐿𝑟𝑜1𝑅1 + 𝑟01 + 𝑅1
−
(𝑠𝑐𝑔𝑑2 − 𝑔𝑚2)𝑟𝑜2𝑅2
𝑠𝑟𝑜2𝑅2(𝑐𝑑𝑏2 + 𝑐𝑔𝑑2) + 𝑟𝑜2 + 𝑅2
 . (5.4) 
 
We can use the low frequencies approximation (4.19) and (5.4), which results:   
 
 
𝐴𝑣|𝐷𝑖𝑓𝑓 =
𝑅1(𝑟𝑜1(𝑔𝑚1 + 𝑔𝑚𝑏1) + 1)
𝑟01 + 𝑅1
+ 𝑔𝑚2
𝑟𝑜2𝑅2
𝑟𝑜2 + 𝑅2
  , (5.5) 
 
to achieve noise cancelation and balun operation, which means converting a single-ended input to a 
differential output, the CG and CS stages have to be equal. Assuming 𝑟𝑜1(𝑔𝑚1 + 𝑔𝑚𝑏1) ≫ 1 for the 
same current and length of M1 and M2, 𝑟𝑜1 ≈ 𝑟𝑜2 ≈ 𝑟𝑜, and considering 𝑔𝑚1 + 𝑔𝑚𝑏1 = 𝑔𝑚2 = 𝑔𝑚 
and 𝑅1 = 𝑅2 = 𝑅𝐷, we obtain, 
 
𝐴𝑣|𝐷𝑖𝑓𝑓 =
2𝑟𝑜𝑅𝐷𝑔𝑚
𝑟𝑜 + 𝑅𝐷
. (5.6) 
 
5.1.3 Noise factor 
 
The noise factor at LNA output is going to be given by the sum of the noise power at CG and 
CS output stages, in which at the CG output, the noise power is originated by M1 and R1 and at the CS 
output the output the noise power is generated by M2 and R2.  Additionally, the contributions of the 
noise by the CG stage is going to appear at the CS output, so as the noise contributions by the CS 
stage will appear at the CG stage. Under this condition it can be assumed an approximation for the 
expression of the noise factor of this circuit given by, 
 
𝐹𝐿𝑁𝐴 = 1 +
𝑘𝑓
8𝑘𝑇𝑅𝑆𝑐𝑜𝑥𝑓
𝛼𝑓
(
1
𝑊1𝐿1
+
1
𝑊2𝐿2
) +
𝛾
2𝑅𝑆𝑔𝑚
+
1
𝑅𝑆𝑟𝑑𝑠𝑔𝑚
2  (5.7) 
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5.1.4 Circuit Implementation 
 
 This LNA was designed for 50 Ω input impedance through of the equation (4.11) as a first 
approximation, fixing the transconductance of M1 (biased with 2 mA). The R1 e R2 resistors have the 
value 200 Ω to provide a DC output level which avoids signal limitation and still provides enough 
voltage headroom to keep the transistors M1 e M2 in saturation. Thus, gm1 is adjusted in order to 
complete the matching requirements by increasing the transistor width (W1) through the equation 
(5.3), while the length (L) is going to the minimum value allowed by the technology. The Vbias, DC 
voltage, is used to get adjust the DC current of M2 to the same value of M1. After this, gm2 is chosen in 
order to the gain of the two stages have the same value. 
 This design already produces some noise cancelation and provides enough gain for the LNA, 
but there is not too much freedom to maximize the gain. On the other hand, the noise factor might be 
reduced more effectively increasing the transconductance (gm) than the load resistor RD [23]. As the 
thermal noise of M1 is canceled and its gm have to be fixed to maintain the input matching, an 
alternative design procedure is to increase the transconductance of transistor M2 and reduce the value 
of the resistor R2 in the same proportion in order to maintain the gain. 
 
5.2 MOSFET-Only Wideband Balun Low Noise Amplifier 
 
In the MOSFET-Only low noise Amplifier the load resistors are replaced by PMOS 
transistors (Fig. 5.2), M3 e M4, operating in the triode region, what means these transistors behave, 
approximately, as linear resistors [7]. These transistors are modeled ideally by a resistor between the 
drain and source, 𝑟𝑑𝑠 =
1
𝑔𝑑𝑠
 where gds is the channel conductance.  
After the resistors being replaced by MOSFETs, it was possible to optimize the initial circuit.  
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M1
M4
Vout2
Vbias
M3
M2
VDD
RS
IDC
VS
Vout1
+ -
 
Figure 5.2- MOSFET - Only LNA 
 A MOS transistor is in the saturation region when its gm is about the same value as gds. The 
MOS transistor operating in the triode region might be modeled by a resistor if  
𝑔𝑑𝑠
𝑔𝑚
> 10, otherwise 
the transistor had better be modeled by a resistor in parallel with a current source. Note that the 
equations for the gain, noise and input impedance of this circuit are the same of previous section.  
  
5.3 A wideband inductorless LNA with local feedback and noise cancelling for 
low-power low-voltage applications 
 
Software-defined and reconfigurable multi-standard radio receivers have been drawing 
attention and are regarded for future radios, requiring multiple narrowband low noise amplifiers 
(LNA’s) or a wideband LNA that can cover multiple frequency bands, the latter being the preferred 
option due to power saving and smaller complexity. This LNA should exhibit high gain, low noise 
figure (NF) and good impedance matching.  
Traditional LNA’s with on-chip inductors occupy large areas which counters the benefits 
associated with scaled digital CMOS. Several wideband inductorless LNA’s have been proposed and 
can be divided into two categories: 
 Common-source (CS) amplifier with resistive or active feedback 
 Common-gate (CG) amplifier with 𝑔𝑚 boosting or noise cancelling 
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Figure 5.3- Previously proposed inductorless LNA’s: (A1) CS LNA with resistive feedback; (A2) CS LNA with active 
feedback; (B1) CG LNA with 𝑔𝑚 boosting; (B2) CG-CS LNA with noise cancelling adopted from [25]. 
In the first topology (Fig. 6.3 A1 and A2), impedance matching is achieved by the global 
resistive or active feedback which is defined as the feedback between the LNA output and input 
nodes. Unfortunately, at high frequencies the impedance matching degrades due to roll-off since the 
feedback signal is taken from the output node, which has relatively high gain and low bandwidth. 
Simultaneously, the nonlinear feedback transistor 𝑀𝑓𝑏 or the source follower transistor 𝑀𝑆𝐹 severely 
degrade linearity of the LNA due to the large swing of the output. 
A CG LNA with 𝑔𝑚 boosting is presented in Fig. 6.3 (B1). In this case, the power and NF are 
improved by a factor of 2 but the voltage gain (𝐴𝑣 = 2𝑔𝑚 𝑅𝐿 = 𝑅𝐿/𝑅𝑆) is restricted by the impedance 
matching condition (𝑅𝑆 = 1/2𝑔𝑚). The CG-CS LNA combined with noise canceling (Fig. 6.3 (B2)) 
exhibits good input impedance matching and low NF. While balanced output and noise canceling is 
simultaneously achieved under the condition 𝑔𝑚𝐶𝐺  𝑅𝐿1 = 𝑔𝑚𝐶𝑆 𝑅𝐿2, this topology suffers from 
critical tradeoff between NF and supply voltage. 
 
In order to lessen the conflicts between supply voltage, power and NF in the previous 
inductorless LNA configurations, a local negative feedback is introduced between the CG and CS 
stages (Fig. 5.4). The proposed LNA uses noise cancelation to eliminate the noise from the CG 
Figure 5.4 – Simplified schematic of the proposed LNA 
adopted from [25]. 
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transistor (𝑀2) and cascade transistor (𝑀3). The channel noise of 𝑀2 undergoes subtraction at output 
nodes (Out+ and Out-) due to the two correlated and out-of-phase noise voltages at 𝑉𝑜𝑢𝑡+ and 𝑉𝑥. 
The local feedback is employed to allow low-voltage and low-power applications. In the CG 
stage, the 𝑔𝑚 of 𝑀2 is boosted by a factor of 1 + 𝐴𝑉𝑀 due to the negative feedback, while in the CS 
stage, the current steering leads to better gain and NF and diminishes the voltage drop on 𝑅𝐿2. 
By distributing the power consumption among all components, depending on their noise 
contribution, NF optimization is achieved. In this design, the current steering in the CS stage and the 
interaction between the CG and CS stages introduces by the local feedback provide the opportunity to 
distribute the power consumption and voltage drop among resistors and transistors in order to achieve 
optimization. The relationship between 𝐴𝑉𝑀 and NF is briefly described in Fig. 5.5. 
 
Figure 5.5- Schematic representation of the relationship between 𝐴𝑉𝑀 and NF adopted from [25]. 
 
Improvement of the linearity is attained by resorting to two kinds of distortion cancelling 
techniques: through the transfer function and second-order distortion cancellation of the NMOS-
PMOS pair, respectively. The mechanism of distortion canceling, through transfer function, is similar 
to noise cancelation since the distortion current can be modeled as a current source connected between 
the drain and source nodes. Based on the transfer functions, the output 𝐼𝑀3 voltage due to 𝑀2 and 𝑀3 
can be calculated and cancelled using balanced differential outputs. The effect of this distortion 
cancelation is degraded at high frequencies due to phase shift, which is also a problem in noise 
cancelation. The distortion from 𝑀1 and 𝑀4 cannot be cancelled by this method. In this case, the 𝐼𝑀3 
current originates from non-linear coefficients of 𝑀1 and 𝑀4. The parameters associated with the non-
linear behavior can be simulated and show that the pMOS has a much lower 3rd-order non-linear 
coefficient, 𝐾3, than that of the nMOS and therefore 𝑀4 can be used as an auxiliary transistor, by 
adjusting its bias and size, in order to cancel the second order nonlinearity of the nMOS.  
Through the techniques introduced above, the proposed LNA can achieve NF and gain 
comparable or better than those of reported inductorless LNA’s requiring lower power consumption 
and supply voltage. 
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Chapter 6 
6 MOSFET-Only Low Noise Amplifier with Double Feedback 
 
6.1 Theoretical Analyses 
 
In the MOSFET-only LNA with double feedback (Fig. 6.1), which is the proposed circuit, the 
load resistors are replaced by PMOS transistors, M3 e M4, operating in the triode region, which means 
these transistors behave, approximately, as linear resistors [7]. In order to enhance the gain, while 
maintaining a low noise figure, was decided apply a Double Feedback structure (DF), as shown in 
Fig. 6.1. This proposed circuit boosts the gain, and reduce the noise of M1 that appears with the same 
level on the LNA outputs (load transistors M3 e M4), while the output signals remain balanced. This 
circuit is completely symmetrical, and therefore, is expected to achieve the best performance results. 
In the feedback is used a high pass RC coupling. With these connections, the parasite 
capacitances of M3 e M4 will reduce the bandwidth (the gate-source and gate-drain capacitances), but 
the main goal is to achieve: high gain and low NF. 
 
Vbias
VDD
Vout2Vout1
M1
M2
+ -
M3 M4
IDC
Vin
 
Figure 6.1- MOSFET-Only LNA with Double Feedback 
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 To can obtain better results, we started by designing the circuit with 50 Ohm input matching. 
In order to get this, the transconductance 𝑔𝑚1 was imposed by first approach. After this, we had to 
balance the gain of the two stages by changing, mainly, the 𝑀1 and 𝑀2 dimensions. In the next section 
is shown the table with all the transistor´s dimensions.  
 Note that in the feedback structure is used a high pass RC coupling, as it can be seen in Fig. 
6.1. With these connections, the parasites capacitances of 𝑀3 and 𝑀4 will neglect a little bit the 
bandwidth (the gate-source and gate-drain capacitances), but is obtained more gain and lower NF. 
In order to provide some more circuit insight, were derived here the equations for gain (CG 
and CS stages) and LNA input impedance: 
 
 𝑉𝑜𝑢𝑡1
𝑉𝑖
=
𝑔𝑚𝐶𝐺𝑔2 + 𝑔𝑚2𝑔𝑚3
𝑔1𝑔2 − 𝑔𝑚3𝑔𝑚4
 , (6.1) 
   
 𝑉𝑜𝑢𝑡2
𝑉𝑖
=
𝑔𝑚2𝑔1 + 𝑔𝑚𝐶𝐺𝑔𝑚4
𝑔1𝑔2 − 𝑔𝑚3𝑔𝑚4
 , 
(6.2) 
 
where, 𝑔1 = 𝑔𝑑𝑠1 + 𝑔𝑑𝑠3,  𝑔2 = 𝑔𝑑𝑠2 + 𝑔𝑑𝑠4  and  𝑔𝑚𝐶𝐺 = 𝑔𝑚1 + 𝑔𝑑𝑠1. 
 
 Using equations (6.1) e (6.2), was obtained the LNA differential gain 
 
 
𝐴𝑣|𝐷𝑖𝑓𝑓 =
𝑉𝑜𝑢𝑡1 − 𝑉𝑜𝑢𝑡2
𝑉𝑖
  (6.3) 
 
 
𝐴𝑣|𝐷𝑖𝑓𝑓 =
𝑔𝑚𝐶𝐺(𝑔𝑚4 + 𝑔2) + 𝑔𝑚2(𝑔𝑚3 + 𝑔1)
𝑔1𝑔2 − 𝑔𝑚3𝑔𝑚4
 . (6.4) 
 
The input-impedance is given by 
 
 𝑍𝑖𝑛 =
𝑔1𝑔2 − 𝑔𝑚3𝑔𝑚4
𝑔𝑚𝐶𝐺[𝑔2𝑔𝑑𝑠3 − 𝑔𝑚3𝑔𝑚4] − 𝑔𝑚2𝑔𝑚3𝑔𝑑𝑠1
 . (6.5) 
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Using the equations (6.4) and (6.5), is possible optimize the circuit performance in order to 
increase the gain, minimizing the impact in the input match. 
From [24], in order to improve the noise figure, the gm2 should be greater than gm1, while the 
gds4 is increased to keep the output signals balanced. 
𝑔𝑚2 = 𝑛 ∙ 𝑔𝑚1 
𝑔𝑑𝑠4 = 𝑛 ∙ 𝑔𝑑𝑠3 
The optimal value of n is obtained by simulation. 
 
6.2 Simulations Results 
 
The circuit prototype is designed using a 130 nm CMOS standard technology with 1.2 V 
supply. The circuit parameters are given on Table 1. The length of each transistor channel is the 
minimum (0.12 µm) to maximize speed, and Vbias is chosen to 815 mV to define the biasing current at 
the CS stage.  
Table 1- MOSFET parameters 
 ID (mA) W (µm) rds (Ω) gds (mS) gm (mS) 
M1 2 6.3 515.46 1.94 25.28 
M2 2.17 6.9 392.16 2.55 40.69 
M3 2 2.62 170.35 5.87 1.94 
M4 2.17 3.35 120.77 8.28 2.01 
  
 Note that the transistor’s model for 𝑀1 and 𝑀2 was “N_12_RF” and for 𝑀3 and 𝑀4 was 
“P_12_RF”. 
Then, it will be shown a result of comparison between the theoretical and the simulated gain 
as show in Fig. 6.2. For the theoretical result was used equation 6.4 and the body effect was despised 
which makes the theoretical result is less than the simulated. 
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Figure 6.2- Comparison of Gain theoretical and simulated of LNA 
 
Figure 6.3- Noise Figure of LNA 
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Figure 6.4- Input impedance of LNA 
 To estimate the LNA input matching is necessary to make a S-parameter analysis (Fig. 6.4). 
In theory the LNA is considered input matched if its |𝑆11| < −10𝑑𝐵, which means the bandwidth of 
3 GHz for these designs. The LNA with Double Feedback with optimized gain has a better gain 
improvement over the traditional design, but has less bandwidth due to parasitics of the load 
transistors. In relation the NF was obtained less than 2 dB (Fig. 6.3), from 100 MHz up to 2.5 GHz. 
 Concerning linearity, Fig. 6.5 shows the simulated IIP3 for LNA with Double Feedback. It 
has an IIP3 above -5.5 dBm, which means that this design has poorer linearity, due to higher gain and 
by the intrinsic nonlinearities of MOSFET devices. 
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Figure 6.5- MOSFET-Only LNA with Double Feedback IIP3 
 It was decided employ a real current source, which will slightly reduce the gain, reduce the 
bandwidth, and increase the noise, and a Buffer (Fig. 6.6) to convert the differential outputs to the 
single-ended output, which reduced 6 dB in the Gain. The results are shown in the next subchapter. 
M1
VOUT2
VOUT
M2
VDD
VOUT1
 
Figure 6.6- Balun of MOSFET-Only LNA with Double Feedback 
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6.3 Pre-Layout Simulations 
 
In Fig. 6.7, 6.8 and 6.9 the simulation results for the complete circuit (LNA + Balun) are 
presented. 
 
Figure 6.7- Gain of LNA 
 
Figure 6.8- Noise Figure of LNA 
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Figure 6.9- Input impedance of LNA 
 As we can see, the gain decreased about 6 dB mostly due to the buffer, the noise had a 
slightly increase and the bandwidth was reduced to 2.38 GHz. In relation to IIP3, it was obtained a 
better value, always bigger than 0 dB. 
 
6.4 Layout Design And Post-Layout Simulations 
 
Here is presented a circuit layout for the proposed MOSFET-Only Low Noise Amplifier with 
Double Feedback, and is performed a more realistic simulation including the RC parasitics. The 
results are compared with the schematic simulation results. 
In Fig. 6.10 it is shown the MOSFET-Only Low Noise Amplifier with Double Feedback, 
which has a die area of 203.9 × 132.2 𝜇𝑚2 and in Fig. 6.11 is shown all the LNA circuit, which 
includes also Balun and real current source. The final circuit has a die area of 402.5 × 341.4 𝜇𝑚2. 
The technology used has constraints relative to the size and the maximum number of gate fingers for 
RF MOSFETs (more gate fingers leads to less gate resistance, therefore minimizing the effect of the 
parasitics). The Vbias is tuned to approach the currents for M2 and M4. 
10
7
10
8
10
9
10
10
-30
-25
-20
-15
-10
-5
frequency (Hz)
|S
1
1
| 
(d
B
)
53 
 
 
Figure 6.10- MOSFET-Only LNA layout (203.9 × 132.2 𝜇𝑚2) 
 
Figure 6.11- Layout of the total circuit with real current source, Balun and Pads (402.5 × 341.4 𝜇𝑚2). 
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 The post-layout simulation results for the proposed LNA are shown in Figs. 6.12, 6.13 and 
6.14. 
 
Figure 6.12- Input impedance ( (a) Schematic, (b) Post-layout ) 
 
Figure 6.13- Gain ( (a) Schematic, (b) Post-layout ) 
b) 
a) 
a) 
b) 
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Figure 6.14- Noise Figure ( (a) Schematic, (b) Post-layout ) 
 The post-layout simulations show the input matching (Fig. 6.12) is a bit affected 
(approximately 3.5 dB), which means the bandwidth is smaller. The gain decreases and in relation to 
the NF, it increases by approximately 3 dB, due to the thermal noise of M1 being not fully canceled.  
 
6.5 Discussion 
 
For a better comparison of the obtained results, the following figure of merit is used [26]: 
 
 
𝐹𝑂𝑀 =
𝐵𝑎𝑛𝑑[𝐺𝐻𝑧]. 𝐴𝑣[𝑙𝑖𝑛]. 𝐼𝐼𝑃3[𝑚𝑊]
𝑃𝑜𝑤𝑒𝑟[𝑚𝑊]. (𝑁𝐹 − 1)
 (6.6) 
 
 
 
 
 
 
a) 
b) 
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Table 2- Comparison with state-of-the art LNAs 
Ref Tech 
(nm) 
Band 
(GHz) 
|AV| 
(dB) 
NF 
(dB) 
IIP3 
(dBm) 
Power 
(mW) 
FOM 
[23] 65 0.2 5.2 15.6 < 3.5 0 14 1.74 
[27] 90 0.5 8.2 25 < 2.6 -4 42 1.58 
[28] 90 0.8 6 20 < 3.5 -3.5 12.5 1.50 
[29] 130 0.2 3.8 11.2 < 2.85 -2.7 1.9 3.98 
[30] 180 0.5 0.9 16 < 4.3 -1.5 22 0.05 
[31] 180 0.1 0.9 15 < 4.2 2.6 10 0.50 
[7] 130 0.2 5 20.4 < 2.6 -10.9 4.8 1.04 
This work 130 0.1 3.38 19.65 < 2.17 -4.92 5 3.13 
 
Comparing the results of proposed LNA, before having the buffer and the real current source, 
with the state-of-the-art Inductorless LNAs (Table 2) can be conclude that the proposed circuit has the 
advantages in gain and noise figure. This circuit presents one of the highest gain and one of the lowest 
NF. In relation to FOM, we can verify that the circuit present a high FOM when it is compared with 
the others. The drawbacks are a little reduction of bandwidth and the decrease of a circuit non-
linearity, (reduction of IIP3) when it is compared with the LNA with resistors. Note that we have 
worse FOM than in [29], because it presents a very low gain, when compared with this work. 
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Chapter 7 
7 Conclusions and Future Work 
 
7.1 Conclusions 
 
The main goal of this thesis was to present a low voltage and low power wideband balun 
LNA, which was based on the combination of a common-gate and a common-source sage, with 
double feedback structure dimensioned for high gain and low NF. It was derived equations for the 
gain and input matching, which were validated through simulations. A circuit prototype operating at 
1.2 V is presented in a 130 nm CMOS technology, which validates the proposed methodology. 
Simulation results show that the gain of the balun LNA is 19.65 dB, and the NF is below 2.17 
dB for a power consumption of 5 mW. The proposed circuit is especially useful for low power and 
low voltage operation in biomedical applications (ISM and WMTS bands). 
The proposed circuit, with 1.2 V supply, to the best of the authors’ knowledge, has one of the 
high FOM (3.13 mW-1) when compared with CMOS LNAs in the literature. 
.  
7.2 Future Work 
 
As future work, we can: 
 A complete theoretical characterization of noise and linearity of the circuit; 
 Implement a circuit prototype operating at 0.6 V, replacing the MOS by DTMOS; 
 Validate the results by measurements on a test-circuit; 
 Integrate our LNA in a low-voltage CMOS receiver. 
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